Architecture styles characterise families of architectures sharing common characteristics. We have recently proposed configuration logics for architecture style specification. In this paper, we study a graphical notation to enhance readability and easiness of expression. We study simple architecture diagrams and a more expressive extension, interval architecture diagrams. For each type of diagrams, we present its semantics, a set of necessary and sufficient consistency conditions and a method that allows to characterise compositionally the specified architectures. We provide several examples illustrating the application of the results. We also present a polynomial-time algorithm for checking that a given architecture conforms to the architecture style specified by a diagram.
Introduction
Software architectures [25, 27] describe the high-level structure of a system in terms of components and component interactions. They depict generic coordination principles between types of components and can be considered as generic operators that take as argument a set of components to be coordinated and return a composite component that satisfies by construction a given characteristic property [2] .
Many languages have been proposed for architecture description, such as architecture description languages (e.g. [21, 10] ), coordination languages (e.g. [24, 1] ) and configuration languages (e.g. [28, 15] ). All these works rely on the distinction between behaviour of individual components and their coordination in the overall system organization. Informally, architectures are characterized by the structure of the interactions between a set of typed components. The structure is usually specified as a relation, e.g. connectors between component ports. Architecture styles characterise not a single architecture but a family of architectures sharing common characteristics, such as the types of the involved components and the topology induced by their coordination structure. Simple examples of architecture styles are Pipeline, Ring, Master/Slave, Pipes and Filters. For instance, Master/Slave architectures integrate two types of components, masters and slaves, such that each slave can interact only with one master. p 1 , p 2 and q 1 , q 2 . A Master/Slave architecture for two masters and two slaves can be represented as one among the following configurations, i.e. sets of connectors: {p 1 q 1 , p 2 q 2 }, {p 1 q 2 , p 2 q 1 }, {p 1 q 1 , p 1 q 2 }, {p 2 q 1 , p 2 q 2 }. A term p i q j represents a connector between ports p i and q j . The four architectures are depicted in Fig. 1 . The Master/Slave architecture style denotes all the Master/Slave architectures for arbitrary numbers of masters and slaves. We have recently proposed configuration logics [19] for the description of architecture styles. These are powerset extensions of interaction logics [3] used to describe architectures. In addition to the operators of the extended logic, they have logical operators on sets of architectures. We have studied higherorder configuration logics and shown that they are a powerful tool for architecture style specification. Nonetheless, their richness in operators and concepts may make their use challenging.
In this paper we explore a different avenue to architecture style specification based on architecture diagrams. Architecture diagrams describe the structure of a system by showing the system's component types and their attributes for coordination, as well as relationships among component types. Our notation allows the specification of generic coordination mechanisms based on the concept of connector.
Architecture diagrams were mainly developed for architecture style specification in BIP [2] , where connectors are defined as n-ary synchronizations among component ports and do not carry any additional behaviour. Nevertheless, our approach can be extended for architecture style specification in other languages by explicitly associating the required behaviour to connectors.
An architecture diagram consists of a set of component types, a cardinality function and a set of connector motifs. Component types are characterised by sets of generic ports. The cardinality function associates each component type with its cardinality, i.e. number of instances. Fig. 2 shows an architecture diagram consisting of three component types T 1 , T 2 and T 3 with n 1 , n 2 and n 3 instances and generic ports p, q and r, respectively. Instantiated components have port instances p i , q j , r k for i, j, k belonging to the intervals [1,
Connector motifs are non-empty sets of generic ports that must interact. Each generic port p in the connector motif has two constraints represented as a pair m : d. Multiplicity m is the number of port instances p i that are involved in each connector. Degree d specifies the number of connectors in which each port instance is involved. The architecture diagram of Fig. 2 has a single connector motif involving generic ports p, q and r.
A connector motif defines a set of possible configurations, where a configuration is a set of connectors. The meaning of an architecture diagram is a set of architectures that contain the union of all sub-configurations corresponding to each connector motif of the diagram. Fig. 3 shows the unique architecture obtained from the diagram of Fig. 2 by taking n 1 = 3, m p = 1, d p = 1; n 2 = 2, m q = 2, d q = 3, n 3 = 1, m r = 1, d r = 3. This is the result of composition of constraints for generic ports p, q and r. For p, we have three instances and as both the multiplicity and the degree are equal to 1, each instance p i has a single connector lead. For q, we have two instances and as the multiplicity is 2, we have connectors involving q 1 and q 2 and their total number is equal to 3 to meet the degree constraint. For r, we have a single instance r 1 that has three connector leads to satisfy the degree constraint.
We study a method that allows to characterise compositionally the set of configurations specified by a given connector motif if consistency conditions are met. It involves a two-step process. The first step consists in characterising configuration sets meeting the coordination constraints for each generic port p of the connector motif. In the second step, connectors from the sets obtained from step one are fused one by one, so that the multiplicities and the degrees of the ports are preserved, to generate the configuration of the connector motif.
We study two types of architecture diagrams: simple architecture diagrams and interval architecture diagrams. In the former the cardinality, multiplicity and degree constraints are positive integers, while in the latter they can also be intervals. Interval diagrams are strictly more expressive than simple diagrams. For each type of diagrams we present 1) its syntax and semantics; 2) a set of consistency conditions; 3) a method that allows to characterise compositionally all configurations of a connector motif; 4) examples of architecture style specification. Finally, we present a polynomial-time algorithm for checking that a given diagram conforms to the architecture style specified by a diagram.
A complete presentation, with proofs and additional examples, of the results in this paper can be found in the technical report [20] .
The paper is structured as follows. Sects. 2 and 3 present simple and interval architecture diagrams, respectively. Sect. 4 presents an algorithm for checking conformance of diagrams. Sect. 5 discusses related work. Sect. 6 summarises the results and discusses possible directions for future work.
Simple Architecture Diagrams

Syntax and Semantics
We focus on the specification of generic coordination mechanisms based on the concept of connector. Therefore, the nature and the operational semantics of components are irrelevant. As in the previous section, we consider that a component interface is defined by its set of ports, which are used for interaction with other components. Thus, a component type T has a set of generic ports T.P.
A simple architecture diagram T , n, C consists of: 1) a set of component types T = {T 1 , . . . , T k }; 2) an associated cardinality function n : T → N, where N is the set of natural numbers (to simplify the notation, we will abbreviate n(T i ) to n i ); 3) a set of connector motifs
P is a generic connector and m p , d p ∈ N (with m p > 0) are the multiplicity and degree associated to generic port p ∈ a. Fig. 4 shows the graphical representation of a simple architecture diagram with a connector motif. An architecture is a pair B, γ , where B is a set of components and γ is a configuration, i.e. a set of connectors among the ports of components in B. We define a connector as a set of ports that must interact. For a component B ∈ B and a component type T , we say that B is of type T if the ports of B are in a bijective correspondence with the generic ports in T . Let B 1 , . . . , B n be all the components of type T in B. For a generic port p ∈ T.P, we denote the corresponding port instances by p 1 , . . . , p n and its associated cardinality by n p = n(T ). Semantics 1. An architecture B, γ conforms to a diagram T , n, C if, for each i ∈ [1, k] , the number of components of type T i in B is equal to n i and γ can be partitioned into disjoint sets γ 1 , . . . , γ l , such that, for each connector motif Γ j = (a, {m p : d p } p∈a ) ∈ C and each p ∈ a, 1) there are exactly m p instances of p in each connector in γ j and 2) each instance of p is involved in exactly d p connectors in γ j .
We assume that, for any two connector motifs Γ i = (a, {m i p : d i p } p∈a ) (for i = 1, 2) with the same set of generic ports a, there exists p ∈ a, such that m 1 p = m 2 p . Without significant impact on the expressiveness of the formalism, this assumption simplifies semantics and analysis. Details are provided in [20] .
Multiplicity constrains the number of instances of the generic port that must participate in a connector, whereas degree constrains the number of connectors attached to any instance of the generic port. Consider the two diagrams and their conforming architectures shown in Figs. 5 and 6. They have the same set of component types and cardinalities. Nevertheless, their multiplicities and degrees differ, resulting in different architectures.
In Fig. 5 , the multiplicity of generic port p is 1 and the multiplicity of generic port q is 3, thus, any connector must involve one instance of p and all three instances of q. The degree of both generic ports is 1, so each port instance is involved in exactly one connector. Thus, the diagram defines an architecture with one quaternary connector.
In Fig. 6 the multiplicities of both generic ports p and q are 1. Thus, all connectors are binary and involve one instance of p and one instance of q. The degree of p is 3, thus three connectors are attached to each instance. Thus, the diagram defines an architecture with three binary connectors. 
Consistency Conditions
Notice that there exist diagrams that do not define any architecture. Let us consider the diagram shown in Fig. 4 with
Since the multiplicity is 1 for both generic ports p and q, a conforming architecture must include only binary connectors involving one instance of p and one instance of q. Since the degree of both p and q is 1, each port instance must be involved in exactly one connector. However, the cardinalities impose that there be three connectors attached to the instances of p, but only two connectors attached to the instances of q. Both requirements cannot be satisfied simultaneously and thus, no architecture can conform to this diagram. Consider a connector motif Γ = (a, {m p : d p } p∈a ) in a diagram T , n, C and a generic port p ∈ a, such that p ∈ T.P, for some T ∈ T . We denote s p = n p · d p /m p the matching factor of p.
A regular configuration of p is a multiset of connectors, such that 1) each connector involves m p instances of p and no other ports and 2) each of the n p instances of port p is involved in exactly d p connectors. Notice the difference between a configuration and a regular configuration of p: the former defines a set of connectors, while the latter defines a multiset of sub-connectors involving only instances of generic port p. Considering the diagram in Fig. 2 and the architecture in Fig. 3 the only regular configuration of r is the multiset {r 1 , r 1 , r 1 }. The three copies of the singleton sub-connector r 1 are then fused with sub-connectors p i q 1 q 2 (i = 1, 2, 3), resulting in a configuration with three distinct connectors.
Lemma 2.1. Each regular configuration of a port p has exactly s p connectors. Prop. 2.2 provides the necessary and sufficient conditions for a simple architecture diagram to be consistent, i.e. to have at least one conforming architecture. The multiplicity of a generic port must not exceed the number of component instances that contain this port. The matching factors of all ports participating in the same connector motif must be equal integers. Finally, since the number of distinct connectors of a connector motif is bounded and equal to ∏ q∈a n q m q , there must be enough connectors to build a configuration. Since, by the semantics of diagrams, connector motifs correspond to disjoint sets of connectors, these conditions are applied separately to each connector motif. Proposition 2.2. A simple architecture diagram has a conforming architecture iff, for each connector motif Γ = (a, {m p : d p } p∈a ) and each p ∈ a, we have: 1) m p ≤ n p ; 2) ∀q ∈ a, s p = s q ∈ N and 3) s p ≤ ∏ q∈a n q m q .
Synthesis of Configurations
The synthesis procedure for each connector motif has the following two steps: 1) we find regular configurations for each generic port; 2) we fuse these regular configurations generating global configurations specified by the connector motif.
Regular Configurations of a Generic Port
We start with an example illustrating the first step of the synthesis procedure for a port p. We provide an equational characterisation of all the regular configurations (i.e. multisets of connectors) of a generic port p. Given n p , m p , d p , for port instances p 1 , . . . , p n p , we associate a column vector of non-negative integer variables X = [x 1 , . . . , x w ] T to the set {a i } i∈ [1,w] 
which is equivalent to
(1)
Notice that the vectors of Table 1 are solutions of (1).
Configurations of a Connector Motif
s] is a configuration specified by the connector motif.
In order to provide an equational characterisation of the connector motif, we consider, for each j ∈ [1, v], a corresponding solution vector X j of equations G j X j = D j characterising the regular configurations of p j . We denote by w j the dimension of the vector X j .
In order to characterise the configurations of connectors conforming to Γ, we consider, for each configuration, the v-dimensional matrix E = [e i 1 ,...,i v ] w 1 ×···×w v of 0-1 variables, such that e i 1 ,...,i v = 1 if the connector a 1
belongs to the configuration and 0 otherwise. By definition, the sum of all elements in E is equal to s. Moreover, the following equations hold:
For instance, for a fixed i ∈ [1, w 1 ], e i,i 2 ,...,i v describe all connectors that contain a 1 i . The regular configuration γ 1 is characterised by X 1 , enforcing that a 1 i belongs to x 1 i connectors. The set of linear equations (2), combined with the sets of linear equations G j X j = D j , for j ∈ [1, v] , fully characterises the configurations of Γ and can be used to synthesise architectures from architecture diagrams.
can be rewritten as
and
Together with the constraints x i = Σ j e i, j and y j = Σ i e i, j , for E = [e i, j ] 6×4 , equations (3) completely characterise all the configurations conforming to Γ.
The same methodology can be used to synthesise configurations with additional constraints. To impose that some specific connectors must be included, whereas other specific connectors must be excluded from the configurations, the corresponding variables in the matrix E are given fixed values: 1 (resp. 0) if the connector must be included (resp. excluded) from the configurations. The rest of the synthesis procedure remains the same.
Example 3. Let us consider the diagram shown in Fig. 4 with We now consider the matrix E, where we fix e 1,1 = e 2,4 = 1 and e 5,2 = 0 to impose the additional synthesis constraints as shown in Fig. 8 . Since, for all i ∈ [1, 6], we have x i = Σ j e i, j and, for all j ∈ [1, 4], we have y j = Σ i e i, j , we can deduce that the only possible valuation for X, Y and E is the one shown in Fig. 9 corresponding to configuration {p 1 p 2 q 1 q 2 q 3 , p 1 p 3 q 2 q 3 q 4 , p 2 p 4 q 1 q 3 q 4 , p 3 p 4 q 1 q 2 q 4 }. 
Architecture Style Specification Examples
Interval Architecture Diagrams
To enhance the expressiveness of diagrams we introduce interval architecture diagrams where the cardinalities, multiplicities and degrees can be intervals. With simple architecture diagrams we cannot express properties such as "component instances of type T are optional". Let us consider the example of Fig. 1 that shows four Master/Slave architectures involving two masters and two slaves. In this example, one of the masters might be optional, i.e. it might not interact with any slaves. In the first two architectures of Fig. 1 each master interacts with one slave, however, in the last two architectures one master interacts with both slaves while the other master does interacts with no slaves. In other words, the degree of m varies from 0 to 2 and cannot be represented by an integer.
Syntax and Semantics
An interval architecture diagram T , n, C consists of: 1) a set of component types
⊆ N nonempty intervals and ty ∈ {mc, sc} (mc means "multiple choice", whereas sc means "single choice"), are, respectively, multiplicity and degree constraints associated to p ∈ a, In other words, each generic port p has an associated pair of intervals defining its multiplicity and degree. The interval attributes specify whether these constraints are uniformly applied or not. We write sc[x, y] (single choice) to mean that the same multiplicity or degree is applied to each port instance of p. We write mc[x, y] (multiple choice) to mean that different multiplicities or degrees can be applied to different port instances of p, provided they lie in the interval.
We assume that, for any two connector motifs
, 2}, with the same set of generic ports a, there exists
Similarly to simple architecture diagrams, without significant impact on the expressiveness of the formalism, this assumption greatly simplifies semantics and analysis.
Example 6. The diagram in Fig. 12 defines the set of architectures shown in Fig. 1 . Notice that the degree of generic port p is the multiple choice interval [0, 2], since one master component may be connected to Proposition 3.1. Interval architecture diagrams are strictly more expressive than simple architecture diagrams.
Consistency Conditions
Similarly to simple diagrams, there are interval diagrams that do not define any architectures. Prop. 3.2 provides the necessary and sufficient conditions for the consistency of interval diagrams. A connector cannot contain more port instances than there exist in the system. Thus, the lower bound of multiplicity should not exceed the maximal number of instances of the associated component type. For all generic ports of a connector motif, there should exist a common matching factor that does not exceed the maximum number of different connectors between these ports. These conditions are a generalisation of Prop. 2.2.
To simplify the presentation we use the following notion of choice function. Let I T and I be the sets of, respectively, typed intervals and intervals, as in the definition of interval diagrams above. A function g : I T → I is a choice function if it satisfies the following constraints: 
Example 7. As in Ex. 1, consider a generic port p and n p = 4, m p = 2. For the degree interval sc [1, 3] , the corresponding constraints are 1
Suppose that the multiplicity of p in the motif is given by an interval ty[m l p , m u p ]. Contrary to the degree, multiplicity does not appear explicitly as a variable in the constraints. Instead, it influences the number and nature of elements in both the matrix G and vector X. Therefore, for single choice (i.e. ty = sc), the configurations induced by n instances of p are characterised by the disjunction of the instantiations of the system of equalities combining G m X m = D with (4), for m ∈ [m l p , m u p ]. For multiple choice (i.e. ty = mc), all the configurations are characterised by the system combining (4) with
Notice that the above modifications for interval-defined multiplicity are orthogonal to those in (4), accommodating for interval-defined degree. Similarly to the single-choice case for multiplicity, for interval-defined cardinality, the configurations are characterised by taking the disjunction of the characterisations for all values n ∈ [n l , n u ]. Based on the above characterisation for the configurations of one generic port, global configurations can be characterised by systems of linear constraints in the same manner as for simple architecture diagrams.
Architecture Style Specification Examples
Example 8. The diagram of Fig. 13 describes a particular Master/Slave architecture style and a conforming architecture for n 1 = 2 and n 2 = 5.
We require that each slave interact with at most one master and that each master be connected to the same number of slaves. Multiplicities of both generic ports p and q are equal to 1, allowing only binary connectors between a master and a slave. The single choice degree of generic port p ensures that all port instances are connected to the same number of connectors which is a number in [1, n 2 ]. The multiple choice degree of generic port q ensures that all port instances are connected to at most one master. Example 9. The diagram in the left of Fig. 14 describes the Repository architecture style involving a single instance of a component of type R and an arbitrary number n 2 of data-accessor components of type A. We require that all connectors involve the R component. In the right of Fig. 14 , we show conforming architectures for n 2 = 3. Example 10. The Map-Reduce architecture style [6] allows processing large data-sets, such as those found in search engines and social networking sites. Fig. 15 graphically describes the Map-Reduce architecture style. A conforming architecture for n 1 = 3 and n 2 = 2 is shown in Fig. 16 . A large dataset is split into smaller datasets and stored in the global filesystem (GFS). The Master is responsible for coordinating and distributing the smaller datasets from the GFS to each of the map workers (MW ). The port in of each MW is connected to the Mcontrol and read ports of the Master and the GFS, respectively. Each MW processes the datasets and writes the result to its dedicated local filesystem (LFS) through a binary connector between their out and write ports. The connector is binary since no MW is allowed to read the output of another MW . Each reduce worker (RW ) reads the results from multiple LFS as instructed by the Master. To this end, the in port of each RW is connected to the Rcontrol and read ports of the Master and some LFS, respectively. Each RW combines the results and writes them back to the GFS through a binary connector between their out and write ports.
Checking Conformance
Algorithm 1 with polynomial-time complexity checks whether an architecture B, γ conforms to a simple diagram T , n, C . It can be easily extended for interval diagrams as shown in [20] .
Algorithm 1 checks the validity of the following three statements: 1) the number of components of each type T is equal to n(T ); 2) there exists a partition of γ into γ 1 , . . . , γ l such that each γ i corresponds to a different connector-motif Γ i ∈ C of the diagram; 3) for each connector motif Γ i and its corresponding γ i , the number of times each port instance participates in γ i satisfies the degree constraints. The three statements correspond to functions VerifyCardinality, VerifyMultiplicity and VerifyDegree, respectively. If all statements are valid the algorithm returns true, i.e. the architecture conforms to the diagram.
In particular, function VerifyCardinality takes as input the architecture diagram T , n, C and the set of components B of the architecture B, γ . It counts the number of components for each component type in B and it returns true if for each component type T of the diagram its cardinality matches the corresponding number of components in B. Otherwise it returns false and algorithm 1 terminates.
Function VerifyMultiplicity takes as input the configuration γ of the architecture B, γ and the set of connector motifs C of the architecture diagram B, γ . The function checks whether there exists a partition of γ such that each sub-configuration γ i of γ corresponds to a distinct connector motif C i of C , i.e. each connector k in γ i conforms to the multiplicity constraints of C i . If such a partition exists the function returns it. Otherwise, it returns / 0 and algorithm 1 terminates. Function VerifyDegree takes a connector motif Γ of C and its corresponding sub-configuration of γ assigned by VerifyMultiplicity. For each port instance in the sub-configuration it checks whether the number of times the port participates in different connectors is equal to the corresponding degree constraint of the connector motif. If the check fails, algorithm 1 terminates.
Algorithm 1 uses a number of auxiliary functions. Function generic(p) takes a port instance and returns the corresponding generic port. Function typeof(B) returns the component type of component B. Operation map[key]++ increases the value associated with the key by one if the key is in the map, otherwise it adds a new key with value 1.
Related Work
A plethora of approaches exist for architecture specification. Patterns [5, 9] are commonly used for specifying architectures in practical applications. The specification of architectures is usually done in a graphical way using general purpose graphical tools. Such specifications are easy to produce but the meaning of the design may not be clear since the graphical conventions lack formal semantics and thus, are not amenable to formal analysis.
A number of Architecture Description Languages (ADLs) have been developed for architecture specification [21, 29, 23] . Nevertheless, according to [18] , architectural languages used in practice mostly originate from industrial development instead of academic research. Practitioners insist on using UML even though it lacks formal semantics. ADLs with formal semantics require the use of formal languages which are considered as difficult for practitioners to master [18] . To address this issue, we propose architecture diagrams that combine the benefits of graphical languages and rigorous formal semantics. By relying on the minimal set of notions, we emphasize the conceptual clarity of our approach.
Architecture diagrams were developed to accommodate architecture specification in BIP [2] , wherein connectors are n-ary relations among ports and do not carry any additional behaviour. This strict separation of computation from coordination allows reasoning about the coordination constraints structurally and independently from the behaviour of coordinating components. However, our approach can be extended to describe architecture styles in other coordination languages by explicitly associating the re-carried out by an "expert", who defines the architectural style, whereas the "user" only needs the minimal information in order to select and instantiate it. Thus, structural information, e.g. necessary information for an inductive proof that the style imposes a certain property, does not appear in the diagram, but only the entities that form the target system.
Conclusion and Future Work
We studied architecture diagrams, a graphical language rooted in well-defined semantics for the description of architecture styles. We studied two classes of diagrams. Simple architecture diagrams express uniform degree and multiplicity constraints. They are easy to interpret and use but have limited expressive power. Interval architecture diagrams allow heterogeneity of multiplicity and degree and thus, are strictly more expressive. Architecture diagrams provide powerful and flexible means for graphical specification of architectures with n-ary connectors. Using architecture diagrams instead of purely logic-based specifications confers the advantages of graphical formalisms.
In an ongoing project partially financed by the European Space Agency, we are using architecture diagrams to describe architectures in the case studies of the project. We are currently working on extending the current notation with arithmetic constraints and implementing the synthesis procedure described in this paper with the JaCoP 1 constraint solver. In the future, we plan to extend connector motifs with data flow information and study the expressive power of architecture diagrams.
